We have fabricated and characterized Si-implanted thermistors to be used as phonon sensors in very-low-temperature, single-quantum detectors. After a short review of the required thermistor properties for this type of application, a detailed description of the production process and of the characterization experimental techniques is reported. The data show that the resistivity-temperature behaviour of all of the devices follows the prediction of the variable range hopping conduction model in the investigated temperature range (4.2-0.03 K). Phonon-electron decoupling and excess low-frequency noise show up at low temperatures, reducing the thermistor sensitivity. These phenomena are discussed and conveniently parametrized in view of a complete detector optimization.
Introduction
Low-temperature microcalorimeters are low-energy particle detectors consisting of an absorber, in which particles interact, and a thermometer, which measures the temperature rise caused by each interaction [1, 2] . Since specific heats generally decrease with temperature, the sensitivity of the detector is enhanced by running the detectors at very low temperatures ( 1 K). Several kinds of interesting applications can be devised for these devices [3] , both in fundamental physics (x-ray astronomy and low-energy β spectroscopy for neutrino mass measurement) and in the industrial field (x-ray fluorescence analysis). We are developing low-temperature microcalorimeters following two options for the thermometer: neutron transmutation doped (NTD) Ge thermistors and Si-implanted thermistors. Presently, our best energy resolution (around 5 eV fullwidth, half-maximum (FWHM) for 5.9 keV x-rays) was obtained with NTD-Ge thermistors [4] . However, the Si-implanted thermistor option is more suitable for the realization of detector arrays integrated in single wafers through micromachining techniques. Our present resolution with Si thermistors is around 14 eV FWHM for 5.9 keV x-rays (figure 1), which is about one order of magnitude better than conventional Si(Li) devices. We aim, however, at bringing the Si-based devices to the same level as the Ge-based ones, by means of a systematic procedure for the Si thermistor optimization. In this technical paper we will focus the discussion on the properties and the optimization of our Si microcalorimeter thermometric elements, which are developed at the Istituto per la Ricerca Scientifica e Tecnologica (IRST), Trento, Italy and are characterized and operated at low temperatures at the Laboratorio Acceleratori e Superconduttività Applicata (LASA), Milano, Italy.
Silicon ion-implanted thermistors
The thermometric element is a crucial component of the detector. As thermometers, we are developing Si thermistors doped by ion implantation which have proved to be extremely sensitive [5] and which can be fabricated with high reproducibility by means of Si micro-electronics technology. The operation principle of these thermometers is based on the pronounced increase of the resistivity exhibited by properly doped silicon at low temperatures. Unfortunately, other effects appear, such as electron-phonon decoupling and low-frequency excess noise, which affect thermistor performances and therefore need to be carefully investigated.
Low-temperature electrical conduction in doped silicon
By increasing the donor impurity concentration in a semiconductor, one observes a rather abrupt transition from insulator behaviour to metal behaviour (the so called metal-insulator transition, MIT), as described by the Mott and the Anderson models [6, 7] . The critical concentration N c at which the transition occurs is around 3.74 × 10 18 donors cm −3 for the Si:P system that we use for our thermometers.
The Fritzsche model [8] explains how the MIT characteristics are affected by a compensation level K, defined as the ratio between the donor concentration N D and the acceptor concentration N A . We have exploited this mechanism to tune the thermistor properties by varying N A (boron concentration) keeping N D (phosphorus concentration) constant.
At low temperatures, just below N c , a strong dependence of the resistivity on the temperature appears. Even if all the electrons are in localized states, electrical conduction can occur since electrons, stimulated by phonon interactions, can move from one site to another by quantum-mechanical tunnelling (the so-called hopping process). At low-enough temperatures ( 10 K) hopping can occur even between sites which are rather far away if they are sufficiently close in energy (variable range hopping (VRH)). The resistivity-temperature behaviour in this regime is given by
where ρ 0 and T 0 are parameters depending on the doping levels and the exponent γ , typical of the VRH regime, is 1 4 in the Mott model for a three-dimensional system. However, at low-enough temperatures and in particular for compensated samples, one usually observes γ = 1 2 , as predicted by the Efros-Shklovskii theory [7] . This change is due to a Coulomb gap in the electron density of states: therefore, we shall refer to this behaviour as VRH with Coulomb-gap regime.
Formula (1) holds only for a low current flowing in the thermistor. When the current increases, non-ohmic effects appear. The theoretical models indeed foresee a field effect which should modify (1): at a given temperature, a lower resistivity is expected when a finite electric field is applied; the temperature sensitivity is consequently reduced. However, not all the experimental non-linear behaviours can be explained in the field-effect frame. In many cases a phenomenological model, the so-called hot electron model HEM must be introduced [9] , which assumes that the conduction electrons and the thermistor lattice constitute two systems separated by a finite thermal conductance. Therefore, when some power P is injected into the electron system, the electron temperature T e is higher than the phonon temperature T ph . The HEM assumes that in (1) T is to be read as the electron temperature T e , and that the following equation holds:
The parameter g ep is proportional to the thermistor volume (power density effect), while the exponent α has a value between five and six in our samples when data are described according to the HEM. Although the HEM has no clear physical base in the frame of the VRH theory, the resistivity behaviour of all our Si:P, B samples as a function of the temperature and of the power can be satisfactorily described in the HEM frame.
Detector optimization considerations
The maximization of the signal to noise ratio S/N is a complicated task in a microbolometer. We do not treat, here, the problem from the general point of view, for which we refer to the specific literature [1, 2, 10 ], but we shall focus the attention on some topics strictly connected to the static properties of the thermistors. After starting with a simple modelling (a), we will briefly discuss the effects of the HEM (b) and of low frequency thermistor intrinsic noise (c).
(a) In a naive bolometer model [11] , neglecting the HEM effects, the signal amplitude V is given by the formula
where A ≡ −d log(R)/d log(T ) is the sensitivity, T = E/C is the temperature signal that is inversely proportional to the detector heat capacity C and V bias is the voltage applied across the thermistor. In this approach, the bolometer contains only one thermal stage at the temperature T .
(b) In the HEM frame, however, one should consider separately the electron temperature T e and the phonon temperature T ph , which refer both to the thermistor lattice and to the particle absorber connected to it. Therefore, the sensitivity A must be re-defined as
where the resistance variations are related to the phonon temperature variations, since the particle interactions increase the lattice temperature. In (4), T ph is connected to T e according to (2) . Note that A(T ph , P ) is equal to the usual A = −d log(R)/d log(T e ) only in the limit of P → 0. When the detector is operated, a current I must flow in the thermistor and a bias V bias = I R allows one to convert the resistance variations into a voltage pulse given by (3); therefore, an electrical power P e is inevitably developed and the sensitivity A(T ph , P ) reduces according to (4) . Furthermore, the presence of any background power P b can reduce even more A(T ph , P ). The effects of the bias power and of the background power are reported in figure 2 , where the typically measured HEM parameters are chosen to evaluate (4) . Unfortunately, G ep (T ) increases with volume and decreases with T 0 (i.e. with the steepness of the R(T ) curve). As a consequence, there exist optimum values both for the thermistor volume and for T 0 , which can be determined only after an accurate thermistor characterization and acting in the proper way in the fabrication process. (c) One more important parameter to be taken into account is the intrinsic thermistor noise. A detailed analysis of the noise in bolometers operated as particle detectors is contained in the now classical paper of Moseley et al [10] . However, in that analysis an additional intrinsic noise source is neglected, consisting of a low-frequency excess noise which characterizes mostly Si-implanted VRH thermistors. (We were not able to observe an analogous noise source in NTD Ge thermistors.) Following the discussion reported in [12] , this noise can be attributed to resistance fluctuations expressed by the semi-phenomenological equation
where R is the resistance, R 2 the spectral density of the resistance fluctuations, f is the frequency, N d is the dopant concentration, V is the thermistor volume and α H is the Hooge coefficient, a dimensionless scale parameter. Experimentally, the level of this lowfrequency noise increases as T 0 increases, and scales as the inverse of the volume [12] .
Thermistor fabrication
A Si-implanted thermistor consists of a sensitive volume doped just below the MIT (i.e. on the insulator side), whose resistance depends on the temperature; two smaller volumes that are doped well above the MIT (i.e. degenerate), which provide a low-resistance electrical contact to the sensitive element; and two superconducting metal pads, which allow one to bond the wires connecting to the outside world. The cross section is shown in figure 3 .
To exploit the steep temperature dependence of the resistance typical of the VRH Coulomb-gap regime, the doped volume must be highly uniform and as deep as possible. This is accomplished by means of a series of successive ion-implants with different doses and energies, followed by an appropriate annealing step. The two n+ degenerate contact volumes are instead obtained through a single implant. These two implants, which are necessary to achieve a good electrical contact to the metal pads, must be minimized in volume because of their high (metal-like) specific heat which can be, otherwise, detrimental to the bolometer energy resolution performance. In contrast the superconducting metal pads have negligible heat capacity below their critical temperature. In figure 4 the schematic layout of a thermistor is shown, together with a table which reports the different thermistor geometries implemented in our layout. The number of squares, n , is the effective length-to-width ratio of the device.
The basic fabrication process
The starting substrates are 16 cm p-type Czochralski 100 silicon wafers. First, a 600 nm thick thermal oxide is grown at a temperature of 975
• C (171 min in wet O 2 /H 2 ambient, 30 min in dry O 2 and 10 min in N 2 ). Then the active area of the thermistor is defined by photolithography and opened by buffered HF (BHF) etching. After photoresist stripping, a thin (23 nm) sacrificial thermal oxide is grown on the window at a temperature of 950
• C (30 min in O 2 ambient) in order to protect the silicon surface from possible contamination due to the implanter. The definition of the degenerate contacts by photoresist follows. The contacts are formed by arsenic implantation (110 keV, 5 × 10 15 ions cm −2 ) followed by thermal activation at 975
• C (60 min in dry ambient and 30 min in N 2 ) after the removal of the resist. These steps result in a doping profile of the contact implant with a surface concentration of 2 × 10 20 ions cm −2 and a depth of 0.5 µm. In order to eliminate the residuals of the contact implant, the sacrificial oxide is removed by BHF etching.
Then the multiple ion-implant for the thermistor's sensitive volume is performed through a photoresist masking of the regions external to the active area. Five phosphorus implants are necessary to obtain a flat (to within few per cent) doping profile, ranging from 0.1 µm to 0.6 µm under the surface, as can be seen in figure 5 . boron implants is necessary in order to partially compensate the thermistor resistance. Both energy and dose for each implant are detailed in table 1. These values have been fixed with the help of the simulation tool SUPREM3 using its default parameters and by imposing the condition of getting both a plateau of 3.5 × 10 18 ions cm −3 for phosphorus and a 20% boron compensation. After photoresist removal the multi-implant is activated. This is accomplished by a thermal treatment aiming at full dopant activation and implantinduced damage removal, but at the same time preserving as much as possible the box-like implant profile. This can be achieved either by medium-temperature annealings, where dopant diffusion is slow, or by short, high-temperature annealings. The different annealings tested during our work are detailed in the next section. Next, a medium-temperature oxide (low pressure chemical vapour deposition with tetraethyl orthosilicate (LPCVD-TEOS) at the temperature of 721
• C) is deposited and openings within the degeneratelydoped contact areas are defined and etched. The electrical connections to the device are obtained by sputter deposition of a Al:Si 1% film, its subsequent definition and plasma etching of the excess metal. The devices are passivated by a low-temperature oxide film (LPCVD at the temperature of 430
• C). This layer has openings that correspond to the contact pads obtained by a masking and etching sequence. After the removal of all the dielectric layers present on the back side of the wafer, as final step, a sintering in forming gas at the temperature of 400
• C, is performed.
Thermal treatment options
In our experience, the most critical steps in the fabrication sequence are the multi-implant and, in particular, the subsequent annealing step. For this reason at the very beginning of the project the implants were simulated by a dedicated software (SUPREM3) and the experimentally obtained profiles were systematically checked by SIMS (secondary ion mass spectroscopy) characterization. As far as the activation is concerned, a total of six options differing in temperature, furnace atmosphere and annealing time were tested (see table 2 for a summary). The first tested activation process was a wet oxidation at a temperature of 920
• C for 15 min (option A). This treatment produces no significant modification of the as-implanted doping profile, but it is not able to recover all of the crystal defects induced by the implantation, as shown by dedicated test series [13] . The same tests showed also that higher temperature annealings result in better damage removal. This lead us to test four 'high'-temperature annealings: 15 min in dry oxygen and 15 min in nitrogen at a temperature of 1000
• C (option B), 5 min wet oxidation at a temperature of 1000
• C (option C), 5 min wet and 10 min dry oxidation at a temperature of 1000
• C (option D), 15 min wet oxidation and 10 min annealing in nitrogen at a temperature of 1000
• C (option E). The last tested process option (option F) was a boron compensation implant with 5 µm over-sizing with respect to the phosphorus implant and otherwise the same annealing as in option A (see section 5.1). 
Thermistor characterization
The characterization of the devices was performed in three sequential steps. First parametric testing at room temperature was accomplished by using dedicated automatic parametric test equipment. This test allows to check the parameters which are directly related to the fabrication process. A test of the devices in the temperature range 4.2-1.3 K in a cryostat follows, which allows the extraction of a first set of functional parameters used for a first screening of the devices. Finally a selected set of thermistors is cooled down to 30 mK in a dilution refrigerator: at these temperatures the most critical thermistor properties such as electron-phonon decoupling and low-frequency noise are carefully investigated.
Room temperature characterization
As a standard procedure in micro-electronics, the processed wafers are first parametrically tested, i.e. the quality figures important for the devices are measured by electrical testing. This gives an immediate indication of the process fabrication parameters. For this purpose ad hoc designed test structures are distributed over the whole wafer and grouped into test strips. The structures are the following: a diode for leakage current measurements; two cross Kelvin type resistors for sheet resistance, contact resistance and dimensional measurements of both the contact and the thermistor implants; a contact chain for contact resistance measurements; two thermistors for the implant monitoring; and a metal strip. The most important device parameters for the process validation are the thermistor sheet resistance, the degenerate contact resistance and the leakage current. These parameters are listed in table 2 for the different technological options described in the previous paragraphs. All measurements refer to devices with 20% boron compensation. For a discussion of the I leakage data see section 5.3.
For the same process conditions, sheet resistance data give a good quality factor for the process uniformity (e.g. standard deviation 1%) and run-to-run stability. Absolute variations in sheet resistance between different process options are related both to the changes in the contact resistance and to the different activation of the dopants.
Low-temperature characterization
Sample characterization is performed in three different cryogenic apparatuses. For the 4.2-1.3 K range, we use a pumped helium cryostat, while the 1.3-0.03 K range is explored by means of two fridges. With a small low-coolingpower dilution refrigerator we collect the power-resistance curves of the thermistors, while in order to perform the noise measurements we use a set of cooled field effect transistors (FETs) mounted very close to the sample in a medium-power dilution refrigerator.
Experimental set-up.
As far as the 4.2-1.3 K temperature range is concerned, the samples are silver epoxied at the golden plate of a 40-pins, dual-in-line, ceramic package and contacted with 25 µm diameter ball bonded gold wires. The package is well thermalized at a copper holder placed in a copper cylinder, which is directly immersed in liquid helium. Exchange gas in the cylinder improves the chip thermalization. The temperature is measured by a factory calibrated Lake Shore Ge thermometer and cross-checked with helium vapour pressure; sample and thermometer resistances are measured by a commercial low-excitation, alternating current resistance bridge (AVS46, Elektroniikka).
For the lower temperature characterization, we use a dilution refrigerator (TBT, France) with a cooling power of about 20 µW at 100 mK and capable of reaching 13 mK base temperature. The samples, mounted in the same package used for the 4.2-1.3 K tests, are well thermalized on a copper plate, whose temperature is monitored by a Lake Shore Ge thermometer, factory calibrated down to 50 mK and safely extrapolable down to 30 mK. The copper plate is in weak thermal contact with the mixing chamber and its temperature can be set by means of a heater at a value between about 30 mK and 1.3 K.
The measurements in the dilution refrigerator consist essentially of the following fully-automatic procedure, described in [14] : the temperature of the copper plate is changed step by step from 30 mK to 1.3 K. For each step, a current-voltage (I -V ) curve is collected, up to a current value which reduces the thermistor resistance by 99% of its low-current value.
Data analysis methods.
The R-T points collected above 1.3 K are fitted using equation (1): the best fits are usually obtained fixing γ to 1 4 , only for more compensated samples it is possible to fit with γ fixed to 1 2 . The compensation in fact shifts the transition from the Mott regime to the VRH Coulomb-gap regime to higher temperatures (see section 2.1).
In order to extract the HEM parameters appearing in equations (1) and (2), the I -V points taken below 1.3 K are converted in P e -R points; then all of the P e -R curves are fitted simultaneously with a code using the MINUIT CERN library. We take R 0 , T 0 , γ , α and g ep as free parameters. (R 0 is connected to ρ 0 through the geometric parameters of the thermistor active layer.) In most cases γ can be fixed at 1 2 as suggested by the VRH Coulomb-gap regime. (For high T 0 thermistors, better fits are obtained with slightly larger γ values.) An additional free parameter must be added: it is the background power P b that accounts for the difference between thermistor electron temperature and heatsink temperature at low P e . (An example of the fit is reported in figure 12 .) In this approach one assumes that the thermistor phonon temperature, even at the highest measuring currents, is equal to the plate temperature, so that electron-phonon decoupling constitutes the only relevant thermal impedance between the electrons and the bath. This assumption is justified by the fact that no change appears in a thermistor resistance when a complete I -V curve is collected on an neighbouring thermistor that shares the same silicon bulk. Deviations from the HEM, appearing in some classes of devices, will be discussed in the following sections.
Low-temperature experimental results
In the following we present the analysis of the devices produced in three different implantation runs to test the five process options discussed in section 3.2. In every run we usually process about 20 wafers, but here we shall mention only those wafers which have proved to be useful for the understanding and further development [15] . The base fabrication process is described in section 3.1, while the multi-implant and its annealing are explained in section 3.2.
Process options A and B
About two dozens of wafers were fabricated by applying the thermal treatments A and B. The devices on about half of the wafers are uncompensated, while the others are compensated.
The doping doses and the compensation levels were decided following general considerations of VRH in silicon, other groups' experience [16] The analysis of the data taken below 1 K reveals a serious anomaly: the HEM applied to the P e -R curves fails below some critical heat-sink temperature which varies between about one and several hundredths of a Kelvin, depending on the doping levels. The problem already shows up in the R(T ) curves which follow the VRH with Coulomb-gap law down to this critical heat-sink temperature and then flatten out (figures 6 and 7). This striking deviation from the HEM is present in both uncompensated and compensated samples and appears at higher temperatures for increasing T 0 (figures 6 and 7). This behaviour can not be understood neither in terms of a field effect nor as a consequence of an excessive background power. A closer look at the P e -R curves taken below the critical temperature reveals that by increasing the bias power, the resistance drops much earlier than expected from the electron-lattice decoupling measured above the critical point (figure 8). The presence of an excessive decoupling can be easily seen in figure 9 where the thermal conductance evaluated from the load curve by means of a numerical differentiation (G ep (P ei+1 − P ei )/(T i+1 − T i )) is compared to that predicted by the HEM, using the parameters g ep and α determined above the critical temperature.
We made the hypothesis that conductive paths along the edges of the active layer could short the device below a certain temperature, depending on the implant doping level. This hypothesis is confirmed by the observation that the function R(T )/n L approaches the same limit value ρ path as T → 0 for all the devices of the same wafer, where n is the device square number and L is the thermistor single-element length (see figure 10 ). In this regime most of the power dissipated by the flowing current is released in these lateral paths: the phonon-electron decoupling is therefore confined in this region, where a much lower G ep is expected due to the small volume. The observed HEM failure negatively affects the detector effective sensitivity, which drops dramatically below the critical temperature, both because the thermistor resistance tends to become constant and because phonons and electrons decouple more than the HEM would predict. The NASA/Wisconsin collaboration also observed the presence of lateral conductive paths and they attributed it to excessive boron thermal diffusion which causes an undercompensation at the edges of the devices [16] . Considering that we observe the problem also in the uncompensated thermistors, we believe that the under-compensation mechanism is not enough to explain our data. Option F (see sections 3.2 and 5.2) was nevertheless introduced following the NASA/Wisconsin collaboration fabrication schedule designed to solve the under-compensation effect [17] . On the basis of the two-dimensional (2D) simulations discussed in section 5.3 we attribute our effect to an anomalous distribution of the dopants close to the edges of the mask oxide, which is due to the presence of the oxide itself.
Process option C, D, E and F
Aiming at solving the problems discussed in section 5.1, about another two dozen wafers were processed introducing several modifications both to the base process and to the thermal treatment schedule. We will discuss here only the results obtained using the process described in section 3.1 with the four options C, D, E and F (see section 3.2), since the other tests gave ambiguous results. Figure 11 shows the R(T ) curves measured for devices from a selection of wafers treated with the new annealing conditions, both compensated and uncompensated: the improvement is apparent (see figure 6 and 7 for comparison) . The curves still present a flattening below about 100 mK, but this can now be explained with the introduction of a background power of the order of 0.1 pW. The HEM can be successfully applied to the devices belonging to all the new wafers: figure 12 is an example of the quality of the fits obtained for an e3 thermistor with 25% compensation and processed using option D. As in the previous section, it is interesting to compare the thermal conductance G ep evaluated by numerical differentiation with that predicted by the HEM. The result, reported in figure 13 for the same device as in figure 12 , shows clearly that in this case the HEM works down to very low temperatures. We have then checked that the detector effective sensitivity also behaves according to the HEM (see equation (4)): in figure 14 , the data points refer to the experimental sensitivity, directly evaluated by the P e -R curves by taking R (and therefore T e ) and the corresponding T p (deduced by the plate temperatures), for a given P e dissipated in the thermistor. The sensor is the same as in figure 12 . The HEM predictions (full curves) are in a reasonable agreement with the experimental points. The sensitivity remains reasonably high even below 100 mK and these are therefore promising devices as bolometric temperature sensors.
Process option discussion
The results reported in the previous section show that the modifications in the annealing schedule are enough to fabricate properly working devices, both compensated and uncompensated. This shows again that the interpretation of the lateral paths as a consequence of an edge undercompensation is not viable for our devices. Nevertheless, the introduction also of the wider boron implant provides well performing devices. In order to gain an insight into the mechanisms causing the lateral paths, options A, B, C, D and F have been simulated with the 2D process simulator ATHENA (SILVACO International). This 2D simulator, based on the tool SUPREM3, allows one to study the effects of the implants and their thermal treatments on both the vertical and lateral dopant distributions at the edges of the thermistor. The simulations were carried out using the default process models with the only exception of the 2D implant model, where the parabolic approximation for the depth-dependent transversal frequency function and a simple semicircular approximation for the shape of the oxide mask were chosen to better reproduce the experimental observations. As an example, figure 15 and 16 show the results of the simulation for process options B and C in terms of the degree of compensation.
The results of the simulations seem to suggest that, due to the non perpendicular shape of the oxide mask, there exists an under-compensated region at the border of the thermistor implant. The effect is probably due to a contraction of the dopant profiles (especially the phosphorus profile) towards the surface due to an 'energy filtering' effect caused by the oxide. This phenomenon appears to be reduced using options C, D and E due to a global smoothing of the dopant profiles in strongly oxidant atmospheres. Following this interpretation, in the case of uncompensated devices, it is likely that at the border of the thermistor there exists a region with a higher phosphorus concentration and a smaller depth.
In the case of option F, the situation is complicated by the removal of the oxide mask between the phosphorus and boron implants. Nevertheless the low-temperature annealing may be enough to smooth the phosphorus profile at the thermistor border because it is not covered by the oxide. Another interesting consequence of the different options on the devices can be observed in table 2 where the I leakage measurements are reported. These measurements are performed by reverse biasing the diode which appears between a dedicated thermistor-like n-type implant and the p-type silicon substrate. At room temperature a large reverse current I leakage is usually an indication of incompletely recovered implant damage in the junction region (i.e. at the implant edges). The dramatic change in I leakage observed in the samples of options E and F could be an indication that as with the other options the junction is still in the damaged zone of the implant (due to the shortness of the annealing). This is also an indication that I leakage is an edge effect: in fact devices treated with options A and F must have the junction in the bulk below the implant at the same depth. In contrast, in the case of option F, the lateral junctions are well inside the compensation implant zone where the damage is more efficiently recovered by the annealing, even at a lower temperature. 
Device reproducibility at low temperatures
The R(T ) curves measured in the 4.2-1.3 K range are also used to check the device reproducibility. We distinguish two kinds of reproducibility: one depends on the implant homogeneity all over the wafer and the other is determined by the geometrical precision of the photolithographic process. The former is evaluated by comparing the R(T ) curves measured for devices with the same shape coming from different regions of a wafer, the latter is estimated by calculating the R (T ) = R(T )/n for devices with different shapes. Both kinds of analysis give an average dispersion of about 2.5%. The R(T ) curves for devices with 25% compensation and treated with process A and the R (T ) curves measured for devices with 20% compensation and type B thermal treatment are shown in figure 17 and 18, respectively. Similar results are obtained for devices from the other wafers. 
HEM model parameters
One implantation run was devoted to the study of the HEM parameters as a function of T 0 : 20 wafers were processed, with the boron compensations ranging from 20% to 40% and phosphorus dose fixed at 3.5 × 10 18 ions cm −3 . The details are reported in table 3. All of the wafers were produced using option C (see section 3.2). In addition, the following modifications were tested for practical reasons. On wafers W6 to W10 we tested a channel-stop implant to check the effects on I leakage at room temperature and a possible improvement at low temperature. A channel-stop implant consists of a boron implant (8.0 × 10 10 ions cm
at 120 keV) all over the wafer at the very beginning of the process: this procedure is usually adopted in the fabrication of CMOS devices to avoid the presence of currents flowing along the sides of the channels. This addition has the effect of reducing I leakage by about a factor 10, but, as can be observed in table 3, it has no influence on the low-temperature performances of the thermistors. On wafers W11 to W15 the boron compensation implant was over-sized, as in option F (see section 3.2). On wafers W16 to W20 a sacrificial oxide was also grown on the thermistor area before the phosphorus and boron implants. The HEM was successfully applied to the P e -R curves measured for the e3 devices; the results are summarized in table 3. One observes that the sensitivity parameter T 0 decreases as the net implanted charge increases. An important point for the microcalorimeter modellization is that T 0 , which is determined only by the net dopant concentration, controls all of the other relevant parameters through the following phenomenological relationships:
log(G 100
where G 100 = G ep (100 mK)/volume (equation 2). The thermistor volume is calculated assuming an implant depth of 0.5 µm. We use the parameter G 100 because this allows an immediate comparison with the NASA/Wisconsin collaboration results [9] . The dependence of ρ 0 and G 100 on T 0 can be appreciated in figures 19 and 20, respectively. Equations (7) and (8) express how the electron-phonon decoupling increases with the sensitivity parameter T 0 .
To verify the expected linear dependence of G ep on the thermistor volume we took the P e -R curves measured for W13 thermistors with different sizes (geometries a3, b3, c3, d3 and e3). Figure 21 shows the thermal conductance G ep evaluated by the numerical differentiation of one P e (T e ) curve obtained using the HEM parameters in table 3 to convert R to T e . In figure 22 the same data are normalized for the thermistor volume, confirming the volumetric behaviour of G ep . In table 3 one can observe that slightly different process schedules determine different T 0 , even with the same net doping: this fact is the only noticeable difference resulting from the different processes and it is not yet completely understood. However, these processes can be considered a success since they provide us with a large number of samples with the correct low-temperature behaviour and a wide T 0 range. This allowed us to perform many significant detector tests for x-ray and β spectroscopy, that will be the subject of other publications [18] .
Noise measurements
In order to evaluate the intrinsic device noise it is crucial to avoid the addition of any external disturbance: for this reason the noise measurements were performed with the same setup used for the detector read-out [4] . In this set-up, the front end is a common-drain, Si Junction FET (JFET), cooled to 120 K and placed a few centimetres away from the detector; the electrical connections to the thermistors are provided by tensioned wires. In this way the low-frequency noise caused by the JFET leakage current and by the microphonism is kept at a tolerable level. Also, part of the biasing network is placed close to the thermistors at about 20 mK and its Johnson noise is therefore negligible. The front-end output, after a room-temperature amplification and filtering, is sent to a 12 bit transient recorder, which acquires typically 2 s long 2 kiloword records. The noise power density is obtained from a set of about 500 randomly triggered records by means of an acquisition program which allows one to discard particle pulses acquired accidentally. The samples were glued with conductive epoxy at the heat sink.
The noise measurements were performed on 11 samples, probing T 0 from 3.51 to 12.5 K. In particular, the devices were taken from wafers (see table 3) W3 (d3 and e3), W7 (e3), W8 (e3), W13 (e3), W14 (e3), W15 (e3), W18 (d3 and e3) and W19 (d3 and e3). On every sample several noise measurements were taken using different bias currents; figure 23 shows the low-frequency portion of the noise spectra measured for the e3 device from W15. As explained in section 2.2, the most striking feature of these measurements is the low-frequency excess noise, with approximately a 1/f shape, which appears when the thermistor is biased, according to equation (5) .
The aim of the noise measurements is the evaluation of α H at different electron temperatures along a thermistor load curve and for samples with different T 0 in order to enlighten a possible dependence of the noise level on the thermistor sensitivity. The knowledge of α H as a function of T e and T 0 makes a full detector optimization possible.
The Hooge coefficient α H can be evaluated from equation (5) by taking into account that R 2 /R 2 = V 2 /V 2 bias , where V bias is the static voltage across the thermistor. To extract the value of V 2 from the experimental data, the noise power spectra are assumed to be described by the formula N 2 (f ) = e in (5) . When possible, A was determined by fitting the noise spectra. Due to the presence of microphonism or electromagnetic disturbances, for some samples A was evaluated simply by taking the noise level at 1 Hz and removing the white component that was estimated at higher frequencies. The value of V 2 calculated with these procedures needs a correction to account for the thermistor transfer function due to the electro-thermal feedback [10] . For N d in (5) we used the net dopant concentration (i.e. N d = N D − N A ) and the volume V was calculated assuming an active layer thickness of 0.5 µm. The results are reported in figure 24. As already observed by other authors [12] , α H decreases with T e , while, unlike the results presented in [12] , a dependence on T 0 does not appear, or it is at least very weak. Generally, our α H values are similar to those reported in [12] or even better at high T 0 s. It also is worth noting how the observed 1/f noise scales as expected with the thermistor volume.
Conclusions
The characterization work presented in this paper is the first step towards the optimization of microcalorimeters based on Si-implanted thermistors. The next important step is the understanding of the dynamical behaviour of the microcalorimeters. Although not all of the information is yet available, the improvements in the thermistor fabrication technique have already brought about the realization of extremely sensitive microcalorimeters. The best results in terms of energy resolution ( figure 1 and [18] ) were obtained using an e3 thermistor taken from wafer W13 (see table 3 ), coupled to an 11 µg tin energy absorber and operated at 68 mK. We are confident that the complete characterization of these devices will allow us to further improve their energy resolution.
